



# Open3DBench: Open-Source Backend Implementation Flow for 3D-IC

Yunqi Shi

Nanjing University, School of AI

Email: shiyq@lamda.nju.edu.cn

github:




arXiv:



# Electronic Design Automation (EDA) and Physical Design (PD)

- Definition of Electronic Design Automation (EDA)
- Role of Physical Design (PD)



# AI for EDA

## nature

Article | Published: 09 June 2021


# A graph placement methodology for fast chip design AlphaChip

Google DeepMind

## How AlphaChip transformed computer chip design

26 SEPTEMBER 2024

Anna Goldie and Azalia Mirhoseini



# Why Open-Source EDA?

- Commercial Tools

cadence®

Innovus

Integrity 3D-IC Platform









synopsys®

IC Compiler II






Le3DIC® 3D-IC设计平台

- Open-Source Tools

	OpenROAD	@UCSD	★ Starred	2.2k	▼
	iEDA	@Pengcheng Lab	★ Starred	442	▼
	DREAMPlace	@PKU	★ Starred	880	▼
	CircuitNet	@PKU	★ Starred	412	▼
	chipyard	@UCB	★ Starred	2k	▼
	ChiPBench	@USTC	★ Starred	46	▼
	Open3DFlow	@THU	★ Starred	13	▼
	Open3DBench	@NJU	★ Starred	65	▼


# Why Open3DBench?

- 3D-IC has the potential to sustain Moore's Law
- Three types of inter-connect implementation:
  - Micro-bumping
  - Hybrid Bonding Terminals (HBTs)
  - Monolithic Inter-tier Vias (MIVs)



# Why Open3DBench?

- 3D-IC has the potential to sustain Moore's Law



3D-IC implemented with hybrid bonding terminals (HBTs)

# Why Open3DBench?

- 3D-IC **physical design** research has attracted tremendous attention these years




ICCAD 2022  
CAD Contest



## Contest Problems

Problem A	Learning Arithmetic Operations from Gate-Level Circuit (Cadence Design Systems, Inc.)
Problem B	3D Placement with D2D Vertical Connections (Synopsys, Inc.)
Problem C	Microarchitecture Design Space Exploration (DAMO Academy)



(a) Bottom die

(b) Bonding terminals

(c) Top die

# Why Open3DBench?

- 3D-IC **physical design** research has attracted tremendous attention these years




ICCAD 2023

CAD Contest



## Contest Problems

Problem A	Multi-bit Large-scale Boolean Matching (Cadence Design Systems, Inc.)
Problem B	3D Placement with Macros (Synopsys, Inc.)
Problem C	Static IR Drop Estimation Using Machine Learning (Arizona State University, Steel Perlot, and The OpenROAD Project)



Top die

Hybrid bonding layer

Bottom die


# Why Open3DBench?

- 3D-IC **physical design** research has attracted tremendous attention these years.
- We want to test our 3D EDA algorithms in a **standardized** and **reliable** way.

Taking 3D placement as an example:

## Contest benchmarks:

- 3D Placement with D2D Vertical Connections @ ICCAD'22 Contest
- 3D Placement with Macros @ ICCAD'23 Contest



- Such contest benchmarks provide standardized comparison. But the host did not provide any implementation details (including valid PDK or design RTLs), narrowing the use of test cases.

[1] Zhao, Yuxuan, et al. "Analytical Heterogeneous Die-to-Die 3D Placement with Macros." TCAD 2024.

$$\text{Initial score} = \text{HPWL of top die} + \text{HPWL of bottom die} + \# \text{terminals} \times \text{terminal cost}$$


# Why Open3DBench?

- 3D-IC **physical design** research has attracted tremendous attention these years.
- We want to test our 3D EDA algorithms in a standardized and reliable way.

Taking 3D placement as an example:

## Contest benchmarks:

- 3D Placement with D2D Vertical Connections @ ICCAD'22 Contest
- 3D Placement with Macros @ ICCAD'23 Contest



- Such contest benchmarks provide standardized comparison. But the host did not provide any implementation details (including valid PDK or design RTLs), narrowing the use of test cases.

[1] Zhao, Yuxuan, et al. "Analytical Heterogeneous Die-to-Die 3D Placement with Macros." TCAD 2024.

**Shift Left!**

# Why Open3DBench?

- 3D-IC **physical design** research has attracted tremendous attention these years.
- We want to test our 3D EDA algorithms in a standardized and reliable way.

Taking 3D placement as an example:

## Workaround by 2D backend flow:

- Macro-3D [1], Pin-3D [2], 3D Net-to-Pad Assignment [3] use Innovus to perform 3D backend flow.
- TA-3D [4] builds a 3D timing model using 2D tool OpenSTA.

- Commercial tools and commercial PDKs prevent replicable comparisons due to license issue.
- Building our own workaround flow may be time consuming and sometimes not reliable enough.

[1] Bamberg, Lennart, et al. "Macro-3D: A physical design methodology for face-to-face-stacked heterogeneous 3D ICs." DATE 2020.


[2] Pentapati, Sai Surya Kiran, et al. "Pin-3D: A physical synthesis and post-layout optimization flow for heterogeneous monolithic 3D ICs." ICCAD 2020.

[3] Vanna-iampikul, Pruek, et al. "Placement-Aware 3D Net-to-Pad Assignment for Array-Style Hybrid Bonding 3D ICs. " ISPD 2025.

[4] Kim, Donggyu, et al. "TA3D: Timing-Aware 3D IC Partitioning and Placement by Optimizing the Critical Path." MLCAD 2024

# What is Open3DBench?



- **Main purpose:**  
Benchmarking everything in 3D backend flow




# What is Open3DBench?

- **Key idea:**

Duplicate the original 2D metal layers and implement the 3D design on one die





Top Die  
Hybrid bonding layer  
Bottom Die



# What is Open3DBench?


- **PDK preparation:** Modify NG45 to NG45\_3D
  - Duplicate the metal layer in *techlef*
  - Duplicate the instance *lef* and *lib* to distinguish top and bottom die



# What is Open3DBench?

- **Design preparation:**

Any 2D design (RTL / netlist) supported by  
OpenROAD-flow-scripts





[1] Bamberg, Lennart, et al. "Macro-3D: A physical design methodology for face-to-face-stacked heterogeneous 3D ICs." DATE 2020.

# What is Open3DBench?

- **3D Placement:**



Adopt 2D DREAMPlace [1] for workaround



[1] Lin, Yibo, et al. "DREAMPlace: Deep learning toolkit-enabled GPU acceleration for modern VLSI placement." DAC 2019.

# What is Open3DBench?

- Hybrid Bonding Terminal (HBT)



# What is Open3DBench?


- **PPA evaluation**

Since we establish the whole design on a 2D vision, and have defined the 3D connections properly, the original 2D OpenSTA [1] can serve 3D timing analysis.

HotSpot [2] supports 3D inherently.


[1] <https://github.com/The-OpenROAD-Project/OpenSTA>

[2] <https://github.com/uvahotspot/HotSpot>



# What is Open3DBench?

- Some evaluations



(a) Hier-RTLMP-2D  
power = 0.40 w  
 $T_{max} = 55.14$  °C

(b) Open3D-Tiling  
power = 0.38 w  
 $T_{max}(top) = 62.29$  °C  
 $T_{max}(bottom) = 57.14$  °C

Designs	Methods	Area (mm <sup>2</sup> )	rWL (m)	Overflow (#)	WNS (ns)	TNS (ns)	Power (W)	$T_{max}$ (°C)	Runtime (s)
arianel133	Hier-RTLMP-2D	2.25	8.20	132	-2.18	-5766.41	0.393	58.84	3667
	DREAMPlace-2D	2.25	7.18	112	-1.69	-4098.04	0.389	58.69	1556
	Open3D-Tiling	1.00	6.21	0	-1.40	-3049.41	<b>0.360</b>	58.35	1743
	Open3D-DMP	1.00	<b>5.59</b>	0	<b>-1.34</b>	<b>-2648.76</b>	<b>0.360</b>	58.21	1739
arianel136	Hier-RTLMP-2D	2.25	8.63	127	-2.51	-7072.67	0.514	63.40	1779
	DREAMPlace-2D	2.25	7.80	148	-2.71	-7561.23	0.508	61.14	1720
	Open3D-Tiling	1.00	6.32	0	<b>-2.38</b>	<b>-6125.24</b>	<b>0.471</b>	60.93	1791
	Open3D-DMP	1.00	<b>6.05</b>	0	-2.45	-6603.91	<b>0.471</b>	62.27	1870
black_parrot	Hier-RTLMP-2D	1.76	12.41	68	-6.96	-6289.17	0.398	55.14	1819
	DREAMPlace-2D	1.76	12.23	334	-6.57	-5268.85	0.399	55.26	1728
	Open3D-Tiling	0.81	8.08	0	-5.76	<b>-2251.30</b>	0.376	62.29	1895
	Open3D-DMP	0.81	<b>7.79</b>	0	<b>-5.67</b>	-4067.11	<b>0.374</b>	60.97	1920
bp_be	Hier-RTLMP-2D	0.56	3.00	30	-1.88	-523.27	0.152	52.63	1063
	DREAMPlace-2D	0.56	2.89	36	-1.30	-246.99	0.153	53.08	916
	Open3D-Tiling	0.30	<b>2.40</b>	0	-1.21	-188.86	<b>0.144</b>	61.17	998
	Open3D-DMP	0.30	2.42	0	<b>-0.89</b>	<b>-108.89</b>	<b>0.144</b>	59.11	1053
bp_fe	Hier-RTLMP-2D	0.48	1.81	6	-1.40	-942.36	0.302	64.09	449
	DREAMPlace-2D	0.48	1.73	30	-1.51	-978.59	0.305	63.62	239
	Open3D-Tiling	0.24	1.38	0	-1.53	<b>-729.42</b>	0.284	87.33	398
	Open3D-DMP	0.24	<b>1.30</b>	0	<b>-1.37</b>	-814.64	<b>0.283</b>	82.32	388
bp_multi	Hier-RTLMP-2D	1.21	6.20	36	-7.97	-12072.10	1.143	86.18	868
	DREAMPlace-2D	1.21	5.63	9	-8.30	-10946.20	1.126	85.50	760
	Open3D-Tiling	0.64	4.06	0	<b>-7.01</b>	<b>-9246.70</b>	1.062	112.09	883
	Open3D-DMP	0.64	<b>4.03</b>	0	-8.03	-9812.57	<b>1.050</b>	98.09	935
bp_quad	Hier-RTLMP-2D	12.96	46.63	3429	-3.66	-39020.00	<b>1.822</b>	66.05	8010
	DREAMPlace-2D	12.96	41.99	3968	-2.05	-31231.90	1.848	68.17	6336
	Open3D-Tiling	6.25	50.19	0	-2.62	-31124.70	1.840	69.78	7973
	Open3D-DMP	6.25	<b>40.39</b>	0	<b>-1.83</b>	<b>-26966.20</b>	1.832	66.96	7981
swerv_wrapper	Hier-RTLMP-2D	1.10	5.62	14428	-2.14	-1975.79	0.250	54.86	1175
	DREAMPlace-2D	1.10	5.54	9540	-1.86	-1429.90	0.254	53.48	1092
	Open3D-Tiling	0.56	3.63	0	-1.26	-972.80	<b>0.232</b>	62.17	2085
	Open3D-DMP	0.56	<b>3.46</b>	0	<b>-1.23</b>	<b>-958.01</b>	0.234	60.49	1744
3D improvements over 2D†		51.19%↑	24.06%↑	100%↑	16.24%↑	30.84%↑	5.72%↑	-10.04%↓	-24.82%↓
3D-DMP improvements over 3D-Tiling		Equal	5.96%↑	Equal	7.22%↑	-4.49%↓	1.98%↑	3.56%↑	0.23%↑

# Typical Evaluation Flow



Logic Synthesis



2D Floorplan



2D Global  
Placement



2D Resizing &  
Buffering

Netlist Preparation

Standard format  
i.e., .lef, .def, .lib

```
1 VERSION 5.6 ;
2 BUSBITCHARS "[ ]" ;
3 DIVIDERCHAR "/" ;
4
5 MACRO HBT_BOTIN
6 CLASS CORE ;
7 ORIGIN 0 0 ;
8 FOREIGN HBT_BOTIN 0 0 ;
9 SIZE 7 BY 7 ;
10 SYMMETRY X Y ;
11 SITE FreePDK45_38x28_10R_NP_162NW_340 ;
12 PIN TOP
13 DIRECTION OUTPUT ;
14 USE SIGNAL ;
15 PORT
16 LAYER metal_top_pin ;
17 RECT 0.0 0.0 0.1 0.1 ;
18 END
19 END TOP
20 PIN BOT
21 DIRECTION INPUT ;
22 USE SIGNAL ;
23 PORT
24 LAYER metal_bottom_pin ;
25 RECT 0.0 0.0 0.1 0.1 ;
26 END
27 MUSTJOIN TOP ;
28 END BOT
29 END HBT_BOTIN
30
```

```
1 VERSION 5.8 ;
2 DIVIDERCHAR "- " ;
3 BUSBITCHARS "[ ]" ;
4 DESIGN bp_multi_top ;
5 UNITS DISTANCE MICRONS 2000 ;
6 DIEAREA ( 0 0 ) ( 1600000 1600000 ) ;
7 ROW ROW_0 FreePDK45_38x28_10R_NP_162NW_340
8 ROW ROW_1 FreePDK45_38x28_10R_NP_162NW_340
9 ROW ROW_2 FreePDK45_38x28_10R_NP_162NW_340
10 ROW ROW_3 FreePDK45_38x28_10R_NP_162NW_340
11 ROW ROW_4 FreePDK45_38x28_10R_NP_162NW_340
12 ROW ROW_5 FreePDK45_38x28_10R_NP_162NW_340
13 ROW ROW_6 FreePDK45_38x28_10R_NP_162NW_340
14 ROW ROW_7 FreePDK45_38x28_10R_NP_162NW_340
15 ROW ROW_8 FreePDK45_38x28_10R_NP_162NW_340
16 ROW ROW_9 FreePDK45_38x28_10R_NP_162NW_340
17 ROW ROW_10 FreePDK45_38x28_10R_NP_162NW_34
18 ROW ROW_11 FreePDK45_38x28_10R_NP_162NW_34
19 ROW ROW_12 FreePDK45_38x28_10R_NP_162NW_34
20 ROW ROW_13 FreePDK45_38x28_10R_NP_162NW_34
21 ROW ROW_14 FreePDK45_38x28_10R_NP_162NW_34
22 ROW ROW_15 FreePDK45_38x28_10R_NP_162NW_34
23 ROW ROW_16 FreePDK45_38x28_10R_NP_162NW_34
24 ROW ROW_17 FreePDK45_38x28_10R_NP_162NW_34
25 ROW ROW_18 FreePDK45_38x28_10R_NP_162NW_34
```

# Typical Evaluation Flow



Logic Synthesis

lib2txt

2D Floorplan

Standard format  
i.e., .lef, .def, .lib

lef2txt

2D Global  
Placement

def2txt

2D Resizing &  
Buffering

netlist2txt

Netlist Preparation

Contest Benchmark  
Preparation

```
1 VERSION 5.6 ;
2 BUSBITCHARS "{}";
3 DIVIDERCHAR "/";
4
5 MACRO HBT_BOTIN
6 CLASS CORE ;
7 ORIGIN 0 0 ;
8 FOREIGN HBT_BOTIN 0 0 ;
9 SIZE 7 BY 7 ;
10 SYMMETRY X Y ;
11 SITE FreePDK45_38x28_10R_NP_162NM_340
12 PIN TOP
13 DIRECTION OUTPUT ;
14 USE SIGNAL ;
15 PORT
16     LAYER metal_top_pin ;
17     RECT 0.0 0.0 0.1 0.1 ;
18 END
19 END TOP
20 PIN BOT
21 DIRECTION INPUT ;
22 USE SIGNAL ;
23 PORT
24     LAYER metal_bottom_pin ;
25     RECT 0.0 0.0 0.1 0.1 ;
26 END
27 MUSTJOIN TOP ;
28 END BOT
29 END HBT_BOTIN
30
```

```
1 VERSION 5.8 ;
2 DIVIDERCHAR "_";
3 BUSBITCHARS "{}";
4 DESIGN bp_multi_top ;
5 UNITS DISTANCE MICRONS 2000 ;
6 DIEAREA ( 0 0 ) ( 1600000 16000
7 ROW ROW_0 FreePDK45_38x28_10R_N
8 ROW ROW_1 FreePDK45_38x28_10R_N
9 ROW ROW_2 FreePDK45_38x28_10R_N
10 ROW ROW_3 FreePDK45_38x28_10R_N
11 ROW ROW_4 FreePDK45_38x28_10R_N
12 ROW ROW_5 FreePDK45_38x28_10R_N
13 ROW ROW_6 FreePDK45_38x28_10R_N
14 ROW ROW_7 FreePDK45_38x28_10R_N
15 ROW ROW_8 FreePDK45_38x28_10R_N
16 ROW ROW_9 FreePDK45_38x28_10R_N
17 ROW ROW_10 FreePDK45_38x28_10R_
18 ROW ROW_11 FreePDK45_38x28_10R_
19 ROW ROW_12 FreePDK45_38x28_10R_
20 ROW ROW_13 FreePDK45_38x28_10R_
21 ROW ROW_14 FreePDK45_38x28_10R_
22 ROW ROW_15 FreePDK45_38x28_10R_
23 ROW ROW_16 FreePDK45_38x28_10R_
24 ROW ROW_17 FreePDK45_38x28_10R_
25 ROW ROW_18 FreePDK45_38x28_10R_

```

Standard Format  
i.e., .lef, .def, .lib

```
1 NumTechnologies 1
2 Tech TA 1010
3 LibCell N MC1 20 73 1
4 Pin P1 5 26
5 LibCell N MC2 30 73 2
6 Pin P1 6 32
7 Pin P2 24 37
8 LibCell N MC3 70 73 2
9 Pin P1 6 32
10 Pin P2 44 36
11 LibCell N MC4 40 73 2
12 Pin P1 6 32
13 Pin P2 24 36
14 LibCell N MC5 40 73 2
15 Pin P1 7 32
16 Pin P2 30 36
17 LibCell N MC6 50 73 2
18 Pin P1 6 32
19 Pin P2 33 35
20 LibCell N MC7 130 73 2
21 Pin P1 6 32
22 Pin P2 33 36


```

```
DieSize 0 0 41570 41557
TopDieMaxUtil 80
BottomDieMaxUtil 80
TopDieRows 0 0 41570 73 569
BottomDieRows 0 0 41570 73 569
TopDieTech TA
BottomDieTech TA
TerminalSize 52 52
TerminalSpacing 52
TerminalCost 10
NumInstances 136679
Inst C1 MC1
Inst C2 MC2
Inst C3 MC3
Inst C4 MC2


```

Contest Specific  
Format

# Typical Evaluation Flow



# Typical Evaluation Flow



# Typical Evaluation Flow




Tier  
Assignment

Placement


HBT Locations

Placement Output


# Typical Evaluation Flow



# Typical Evaluation Flow



Contest View



Top Die




Bottom Die

Open3D View




Top Die



Bottom Die

# Typical Evaluation Flow



# HBT Legalization - Bipartite Matching




Hungarian  
Algorithm

Sliding Window

Quad-Tree

Reinforcement  
Learning

HBT Legalization



HBT Candidates

# HBT Legalization - Bipartite Matching




Hungarian  
Algorithm

Sliding Window


Quad-Tree

Reinforcement  
Learning


HBT Legalization



(a) HBTs



(b) Matching



(c) Legalization

# HBT Legalization - Bipartite Matching



Hungarian  
Algorithm


Sliding Window

Quad-Tree

Reinforcement  
Learning

HBT Legalization

Formally, HBT Legalization is a large-scale bipartite matching problem, minimizing the total displacement.



$$\min_f \text{disp}(f) = \sum_{i=1}^n \|\mathbf{p}_i - f(\mathbf{p}_i)\|_1.$$

Georgia Tech. and Synopsys adopt Hungarian algorithm to optimize the assignment<sup>[1]</sup>, with complexity  $O(|P|^2 \times |C|)$ , requiring hours for large cases.

[1] Pruek, et al. "Placement-Aware 3D Net-to-Pad Assignment for Array-Style Hybrid Bonding 3D ICs". ISPD 2025.

# HBT Legalization - Bipartite Matching



Hungarian  
Algorithm


Sliding Window

Quad-Tree

Reinforcement  
Learning

HBT Legalization

Georgia Tech. proposes a sliding window-based method<sup>[2]</sup>, recursively moving the window to scan the whole canvas, and perform Hungarian algorithm inside the window.



[2] Sai Pentapati, et al. "On Legalization of Die Bonding Bumps and Pads for 3D ICs". ISPD 2023.

# HBT Legalization - Bipartite Matching



Hungarian  
Algorithm


Sliding Window

Quad-Tree

Reinforcement  
Learning


HBT Legalization

CUHK proposes a Quadratic-tree-based method<sup>[3]</sup>, recursively partitioning the canvas into four rectangular areas and deciding assignments in a bottom-up manner.



[3] Liu, Siting, et al. "Routing-aware legal hybrid bonding terminal assignment for 3D face-to-face stacked ICs." ISPD 2024.


# HBT Legalization - Bipartite Matching



HBT Legalization

We propose a two-stage legalization procedure:

- 1) Greedy assign to a nearest legal position.
- 2) Adopt **reinforcement learning (RL)** to dynamically choose the window, and perform Hungarian algorithm for refinement.



Rip-up and Reassign

# HBT Legalization - Bipartite Matching



Hungarian  
Algorithm

Sliding Window


Quad-Tree

Reinforcement  
Learning

HBT Legalization

## Benefit:

Unlike sliding window-based method, we only have to deal with a small proportion of regions that are **critical in HBT resources**.



Rip-up and Reassign

# HBT Legalization - Bipartite Matching



Hungarian  
Algorithm

Sliding Window


Quad-Tree

Reinforcement  
Learning


HBT Legalization

## Benefit:

Unlike sliding window-based method, we only have to deal with a small proportion of regions that are **critical in HBT resources**.



Before Legalization



After Legalization

# HBT Legalization - Bipartite Matching



Hungarian  
Algorithm

Sliding Window





Quad-Tree

Reinforcement  
Learning

HBT Legalization


## Benefit:

Unlike sliding window-based method, we only have to deal with a small proportion of regions that are **critical in HBT resources**.



Our method introduce significant efficiency improvement of over **100x**, compared to sliding window-based method, with **reduced displacement**.

# Typical Evaluation Flow



# Typical Evaluation Flow




Clock Tree  
Synthesis

Routing


Timing Analysis

Thermal


Final Evaluation



(a) Hier-RTLMP-2D  
 $rWL = 3.00$  m  
 $WNS = -1.88$  ns  
 $TNS = -523.27$  ns



(b) Open3D-Tiling  
 $rWL = 2.40$  m  
 $WNS = -1.21$  ns  
 $TNS = -188.86$  ns



(c) Open3D-DMP  
 $rWL = 2.42$  m  
 $WNS = -0.89$  ns  
 $TNS = -108.89$  ns

# Typical Evaluation Flow




Clock Tree  
Synthesis

Routing

Timing Analysis


Thermal

Final Evaluation



# Limitations

- Heterogeneous
- TSV consideration
- 3D power distribution network
- 3D buffering & sizing
- ...



# Thank you!

**Yunqi Shi**

Nanjing University

Email: shiyq@lamda.nju.edu.cn

github:



arXiv:

