

# 开源EDA Open Source EDA



**演讲人 Speaker:** 李兴权 Li Xing Quan (鹏城实验室 Peng Cheng Lab)

**主题 Title:** 开源EDA Open Source EDA

## 内容 Description


谈到开源，半导体是最新的前沿。

近年来，许多EDA工具和IP，如RISC-V，已经变得更为开源。本讲座将介绍iEDA，一个智能的电子设计自动化的基础设施。

Semiconductor is the final frontier when it comes to Open Source.

In recent years a lot of EDA tooling and IP like RISC-V has become open in one or the other way. This talk will introduce iEDA. An intelligent infrastructure for electronic design automation.

# 我们是如何在西门子开始开源半导体的 How we started at Siemens with Open Source Semiconductors




the first “open” tapeout from 2020  
2020年后第一次“开源”流片



"Semiconductors – The Final Frontier Of Open Source" talk  
at the last Open Source @ Siemens conference in Zug  
“半导体——开源的最新前沿”演讲  
在楚格举行的上一届开源@西门子大会上

我们接下来要做什么

What we wanted to do next



# 我们在RISC-V中国峰会上的发现 Look what we found at the RISC-V Summit China



iEDA flow and contributor  
iEDA流程和贡献者



iEDA based tapeout  
基于iEDA的流片

# 开源EDA Open Source EDA



**演讲人 Speaker:** 李兴权 Li Xing Quan (鹏城实验室 Peng Cheng Lab)

**主题 Title:** 开源EDA Open Source EDA

## 内容 Description

谈到开源，半导体是最新的前沿。

近年来，许多EDA工具和IP，如RISC-V，已经变得更为开源。本讲座将介绍iEDA，一个智能的电子设计自动化的基础设施。

Semiconductor is the final frontier when it comes to Open Source.

In recent years a lot of EDA tooling and IP like RISC-V has become open in one or the other way. This talk will introduce iEDA. An intelligent infrastructure for electronic design automation.

# iEDA: An Open-source EDA Infrastructure and Tool Chain


Xingquan Li (李兴权)

Nov. 29 2023




- 01 **Introduction**
- 02 **iEDA**
- 03 **iEDA Application**

# Chip Design Flow




# Chip Design Elements


**IP: Intellectual Property  
Functional module**



**EDA: Electronic design  
automation software (tool)**




**PDK: Process design  
kits from foundry**



**Flow**





**Flow: Chip design flow  
config and script**




# Challenges and Chances

## ● Challenges

- Moore's Law
- Gap between academic and industrial
- Innovation more difficult
- Design rules are evolving



## ● Chances



# Open-source RTL, PDK and Flow

## Open-source RTL

Accelerator	Analog	Connectivity	CPU	FPGA	Memory	System
aes/aes_core	<a href="#">AMS KGD</a>	aib	<a href="#">OpenXiangShan</a>	<a href="#">FABulous</a>	<a href="#">core_axi_cac_he</a>	<a href="#">Beagle_SDR_GPS</a>
ara	<a href="#">open-pmic</a>	aib-protocols	<a href="#">a2i</a>	<a href="#">fabric_team</a>	<a href="#">HuanCun</a>	<a href="#">bsg_manycore</a>
FFTGenerator	<a href="#">Analog Basic Blocks/LDO</a>	<a href="#">core_ddr3_controller</a>	<a href="#">black-parrot</a>	<a href="#">OpenFPGA</a>	<a href="#">openram</a>	<a href="#">cep</a>
fpu		HDMI	<a href="#">Cores-SweRV</a>	<a href="#">prga</a>	<a href="#">lake</a>	<a href="#">esp</a>
garnet		i2c	<a href="#">core-v-verif</a>			<a href="#">hero</a>
gplgpu		litedram	<a href="#">cva6</a>			<a href="#">litex</a>
core_jpeg		liteeth	<a href="#">cv32e40p</a>			<a href="#">openFASOC</a>
<a href="#">vortex</a>	<a href="#">litepice</a>		<a href="#">ibex</a>			<a href="#">openpiton</a>
<a href="#">VeriGPU</a>	<a href="#">litescope</a>		<a href="#">microwatt</a>			<a href="#">opentitan</a>
<a href="#">tvm-vta</a>	<a href="#">pymtl3-net</a>		<a href="#">neorv32</a>			<a href="#">openwifi-hw</a>
	<a href="#">verilog-ethernet</a>		<a href="#">picorv32</a>			<a href="#">pulp</a>
	<a href="#">ravenoc</a>		<a href="#">rocket-chip</a>			<a href="#">pulpissimo</a>
	<a href="#">verilog-uart</a>		<a href="#">serv</a>			
			<a href="#">snitch</a>			
		boom				
		Low-RISC				
		OpenXuantie - OpenC910 Core				
		ysyx				

## Open-source PDK

PDK name	Process node	Boundary	Institution
Sky130	130nm	Skywater	Google
Sky90	90nm	Skywater	Google
gf180	180nm	GlobalFoundries	Google
NanGate45	45nm	Fake	Si2
Asap7	7nm	Fake	ARM Ltd

## Open-source Flow

Flow	Function	Contributor Institution
Qflow	RTL-GDS	Efabless
VSDFLOW	RTL-GDS	VLSI System Design
OpenRoad	RTL-GDS	UCSD
OpenLane	RTL-GDS	Efabless
<a href="#">Ophidian</a>	Netlist-GDS	UFSC
Rsyn	Physical Synthesis	FURG
SiliconCompiler	RTL-GDS	Zero ASIC
<b>iFlow</b>	<b>RTL-GDS</b>	<b>PCL/ICT/BOSC</b>



# A Promising Open-source Precedent

- **OpenROAD: No Humans, 24 Hours**
- **Efabless-OpenLane: RTL2GDS Digital Flow**

## OpenROAD: No Humans, 24 Hours

- **FOCUS:** Ease of use and runtime
- Directly attack the crises of design and innovation
  - **Schedule barrier:** **RTL-to-GDS** in 24 hours
  - **Expertise barrier:** No-human-in-loop, tapeout GDS
  - **Cost barrier:** Open source (and, runs in 24 hours)
- Unleash system innovation and design innovation
- Enable tool customization to system, application needs




OpenROAD

## Efabless: OpenLane

### DIGITAL COMPILER-LIKE RTL2GDS

OpenLane is a no-human in the loop RTL to GDS compiler built around OpenROAD that works like a **GNU software compiler with trade-offs in area and performance.**

It opens the door for software developers to generate hardware representation without the need for details. That's at least a **1000X** more potential designers!




Supports SKY130, GF130, XFAB180  
12nm support is under development by OpenROAD team

efabless!   
OpenROAD

From “Andrew B. Kahng, The OpenROAD Project: Today and Beyond, 2022”


# Increasing Open-source EDA Tools

- Open-source in EDA may be a tendency




# We Need Infrastructure

- **Level 1:** Open-source tools, RTLs, PDKs support chip design
- **Level 2:** Open-source Infrastructure supports EDA, RTL development




- 01 **Introduction**
- 02 **iEDA**
- 03 **iEDA Application**

# EDA Decomposition



# iEDA Introduction

- **About “i” in iEDA**
  - Meaning 1: Infrastructure
  - Meaning 2: Intelligent
- **iEDA Objective**
  - EDA Infrastructure
  - Explore new and efficient EDA R&D method
  - High quality and performance EDA tool
- **Open-source: (Gitee/Github)**
  - Gitee: <https://gitee.com/oscc-project/iEDA>
  - GitHub: <https://github.com/OSCC-Project/iEDA>



**Open-source is not a goal but a way**


EDA Tools

↑ Level 2

**EDA Infrastructure**



# iEDA-Infrastructure

- File System
- Database
- Manager
- Operator
- Interface
- Utility
- Some perf tools




# iEDA: Tool Chain

- AIG/Netlist-to-GDS II
  - 11 tools, and other 5 tools are R&Ding.
  - Design, Analysis, Verification
- Design Concept:
  - Unified framework, deconstructed and merged
  - multi-lingual interface, hot-pluggable modules.
- Number of Codes
  - >0.3M lines (exclude 3<sup>rd</sup> party and history)




# Uniform Software Framework and API

## Software Structure



## API



## Application

```
def run_iPL(self):
    ieda.flow_init(config=".iEDA_config/flow_config.json")
    ieda.db_init(config=".iEDA_config/db_default_config.json")
    ieda.db_init(sdc_path = "./sdc/asic_top_SYN_MAX_1.sdc")
    ieda.def_init(path=".result/iTO_fix_fanout_result.def")
    ieda.run_placer(config=".iEDA_config/pl_default_config.json")
    ieda.def_save(path=".result/iPL_result.def")
    ieda.netlist_save(path=".result/iPL_result.v")
    ieda.report_db(path=".result/report/pl_db.rpt")
    ieda.flow_exit()
```


### Python

```
1 flow_init -config ./iEDA_config/flow_config.json
2 db_init -config ./iEDA_config/db_default_config.json
3 source ./script/DB_script/db_path_setting.tcl
4 source ./script/DB_script/db_init_sdc.tcl
5 source ./script/DB_script/db_init_lef.tcl
6 def_init -path ./result/iTO_fix_fanout_result.def
7 run_placer -config ./iEDA_config/pl_default_config.json
8 def_save -path ./result/iPL_result.def
9 netlist_save -path ./result/iPL_result.v -exclude_cell_names {}
10 report_db -path "./result/report/pl_db.rpt"
11 flow_exit
```

### TCL

# Multiple Programming Language

- ✓ Support **C++**、**RUST**、**TCL**、**Python**



```
/// run placer
if (PLFConfig::getInstance()->is_run_placer()) {
    if (tmInst->autoRunPlacer(PLFConfig::getInstance()->get_ipl_path()))
}
}
```


```
#####
##  read def
#####
def_init -path ./result/iTO_fix_fanout_result.def

#####
##  run Placer
#####
run_placer -config ./iEDA_config/pl_default_config.json
```

```
def run_placer(self, input_def : str):
    self.read_def(input_def)


    path = self.path_manager.get_workspace().get_config_ieda(FlowStep.place)
    ieda.run_placer(path)
```

# Multiple Data Analysis and Debug Methods



# Data Snapshot & Recovery

- iEDA adopts **serialization and deserialization** to achieve data snapshot and recovery:




# Evaluation: Horizontal Comparison


- Compare and analyze the Q&R of designs, tools, algorithms and flows

design	aes	aes_core
PDK	sky130	sky130
instance area	408034.7568	371050.9776
IO pin	76	520
instances	45854	42044
nets	30634	28536
core_area	1352765.88	1230601.766
total wire length	2695657	2809505
total vias	280870	271884
setup_slack (max)	14.7	14.73
hold_slack (min)	0.22	0.4
suggest freq (MHz)	188.6792453	189.7533207

Design Comparison




Input



Abacus

Metrics	Abacus	Tetris
Input HPWL	10127910	10127910
Legal HPWL	10426323	11276288
Detailed HPWL	9901517	10214554
Total STWL	10637190	10950590
Max STWL	431085	435825
Total Movement	795829	2183285
Total Time (s)	0.005505	0.000937




Tetris



Algorithm Comparison

# Evaluation: Vertical Comparison

- Analyzing the numerical changes of an indicator **across different stages**
- Differences from: 1) data change, and 2) differences evaluation models
- Usage: evaluating the design quality, analyzing the margin, and optimizing collaboratively




# Rich API and Documentation

## C++ API Doc

API list			
	API Command	Type	Description
buildRCTree			
initRcTree	set_num_threads	builder	set the numbers of threads
initRcTree	set_design_work_space	builder	set the directory to output the timing reports
resetRcTree	readLiberty	builder	read the liberty files
buildGraph	readDesign	builder	read the design verilog file
isBuildGraph	readSpcf	builder	read the spcf file
resetGraph	readSdc	builder	read the sdc file
resetGraphData	readAocv	builder	read the aocv files
insertBuffer	makeOrFindRCTreeNode	builder	make RC tree internal node
removeBuffer	makeOrFindRCTreeNode	builder	make RC tree pin node
repowerInstance	incrCap	builder	set the node's cap
moveInstance	makeResistor	builder	make resistor edge of RC tree
writeVerilog	updateRCTreeInfo	builder	update the RC info after making the RC tree
setSignificantDigits		builder	set the significant digits of the timing report
incrUpdateTiming		action	incremental propagation to update the timing data
updateTiming		action	update the timing data

Doc Link: <https://gitee.com/ieda-ipd/iEDA/tree/master/docs>

## User Manual



```

script
script| 
scripts/design/sky130_gcd/script
└── DB_script
    ├── db_init_lef.tcl          # Data process flow scripts
    ├── db_init_lib_drv.tcl      # initialize lef
    ├── db_init_lib_fixfanout.tcl# initialize lib only for flow ofdrv
    ├── db_init_lib_hold.tcl     # initialize lib only for flow offix fanout
    ├── db_init_lib_setup.tcl    # initialize lib only for flow of optimize hold
    ├── db_init_lib.tcl          # initialize lib for common flow
    ├── db_init_sdc.tcl          # initialize sdc
    ├── db_init_spef.tcl         # initialize spef
    ├── db_path_setting.tcl      # set paths for all processing technology files, including TechLEF, LEF, Lib, sdc and spef
    ├── run_db_checknet.tcl      # check net connectivity based on data built by DEF (.def) and LEF (.lef & .tlef)
    ├── run_db_report_eval.tcl   # report wire length and congestion based on data built by DEF (.def) and LEF (.lef & .tlef)
    ├── run_db.tcl               # test building data by DEF (.def) and LEF (.lef & .tlef)
    ├── run_def_to_gds_text.tcl  # transform data from DEF (.def) to GDSII (.gdsii)
    ├── run_netlist_to_def.tcl   # transform data from netlist (.v) to DEF (.def)
    └── run_read_verilog.tcl    # test read verilog file (.v)

    └── iCTS_script
        ├── run_iCTS_eval.tcl      # CTS flow scripts
        ├── run_iCTS_STA.tcl       # report wire length for CTS result
        └── run_iCTS.tcl           # report CTS STA

    └── iDRC_script
        ├── run_iDRC_gui.tcl       # run DRC
        └── run_iDRC.tcl           # DRC(Design Rule Check) flow scripts

    └── ifP_script
        ├── module
            ├── create_tracks.tcl   # show GUI for DRC result
            ├── pdn.tcl              # run DRC
            └── set_clocknet.tcl     # Floorplan flow scripts
        └── ifP
            ├── pdn.tcl              # submodule for Floorplan scripts
            └── set_clocknet.tcl     # create tracks for routing layers

    └── iGUI_script
        ├── run_iGUI.tcl           # create pdn networks
        └── run_iGUI_fix_fanout.tcl# set clock net

    └── iNO_script
        ├── run_iNO_fix_fanout.tcl# run Floorplan
        └── run_iNO.tcl             # GUI flow scripts

    └── iPL_script
        ├── run_iPL_eval.tcl       # NO(Netlist Optimization) flow scripts
        ├── run_iPL_fix.tcl        # run Fix Fanout
        └── run_iPL_filler.tcl     # Placement flow scripts


    └── iPL
        ├── run_iPL_eval.tcl       # report congestion statistics and wire length for Placement result
        ├── run_iPL_fix.tcl        # run standard cell filler
        └── run_iPL_gui.tcl        # run gui flow that shows Global Placement Processing result

    └── LICENSE
    └── README-En.md
    └── README.md
    └── build.sh




scripts
└── design
    ├── ispd18                 # iEDA flows for different designs
    └── sky130_gcd              # tbd
    └── iEDA
        ├── iEDA_config          # iEDA parameters configuration files
        └── README.md
    └── result                  # iEDA result output files
    └── run_iEDA_gui.py          # Python3 script for running all iEDA flow with GUI layout
    └── run_iEDA.py              # Python3 script for running all iEDA flow
    └── run_iEDA.sh              # POSIX shell script for running all iEDA flow

```

# iEDA-Tool: iMAP (Tech Mapping)




- ✓ iMAP 1.0 has completed the basic process mapping algorithm and logic optimization operators.
- ✓ The currently completed features include:
  - ✓ Data format support: AIG->Verilog
  - ✓ Logic synthesis operators: Rewrite, refactor, balance, LUT-opt, Map




# iEDA-Tool: iFP (Floorplan) and iPDN

## Flow





Key Metrics	Data
DIE Area	$1.5 \times 1.5 \text{ mm}^2$
DIE Utili	0.166554
Core Area	$1.16 \times 1.15 \text{ cm}^2$
Core Utili	0.279541
#IO Pin	110
#Instance	297504
#Net	311869
Pin	pin ( $\geq 32$ ) = 2893
PDN	M1、M2、M7、 M8、M9、AP



# iEDA-Tool: iPL (Placement)

## Flow



## ■ Min Wirelength Model

$$\begin{aligned} & \min_{\boldsymbol{v}} W(\boldsymbol{v}) \\ \text{s.t. } & \rho_b(\boldsymbol{v}) \leq \rho_0, \quad \forall b \in B \end{aligned}$$

where  $\boldsymbol{v}$  is cell location,  $W(\boldsymbol{v})$  is wirelength,  $\rho_b(\boldsymbol{v})$  is the area density in  $b \in B$ ,  $\rho_0$  is density threshold.


$$W(\boldsymbol{v}) = \left\{ \begin{array}{l} HPWL_{ex}(\boldsymbol{v}) = \max_{i,j \in e} |x_i - x_j| \\ LSE_{ex} = \gamma \left( \ln \left( \sum_{i \in e} \exp \left( \frac{x_i}{\gamma} \right) \right) + \ln \left( \sum_{i \in e} \exp \left( \frac{-x_i}{\gamma} \right) \right) \right) \end{array} \right.$$

$$\rho_b(\boldsymbol{v}) = \left\{ \begin{array}{l} D(\boldsymbol{v}) = \frac{1}{2} \sum_{v \in V} D_i(x, y) = \frac{1}{2} \sum_{v \in V} q_i \psi_i(x, y) \\ \nabla \cdot \nabla \psi(x, y) = -\rho(x, y), \\ \hat{\mathbf{n}} \cdot \psi(x, y) = \mathbf{0}, \quad (x, y) \in \partial R \\ \iint_R \rho(x, y) = \iint_R \psi(x, y) = 0. \end{array} \right.$$


$$\min_{\boldsymbol{v}} f(\boldsymbol{v}) = W(\boldsymbol{v}) + \lambda \sum_{b \in B} \rho_b(\boldsymbol{v})$$

- Nesterov Method or Conjugate Gradient

# iEDA-Tool: iPL (Placement)






# iEDA-Tool: iCTS (Clock Tree Synthesis)





# iEDA-Tool: iRT (Routing)



## Flow



- **Optimization metrics:** wirelength, timing, congestion, DRC
- **Optimization operations:** Global routing: Track allocation: Detailed routing
- **Routing algorithms:** Pattern routing, A\* routing, Steiner tree, Non-linear programming, Integer programming

# iEDA-Tool: iRT (Routing)

## Flow



Access Type	Pin Number	Routing Layer	Port Number	Access Point Number
Track Grid	876856(75.247%)	M1	896086(68.327%)	799044(68.5705%)
On Track	259825(22.297%)	M2	366214(31.0422%)	362248(31.0865%)
On Shape	28608(2.45501%)	M3	7073(0.599543%)	3997(0.343085%)
Total	1165289	M4	356(0.0383459%)	0(0%)
		M5	0(0%)	0(0%)
		M6	0(0%)	0(0%)
		M7	0(0%)	0(0%)
		M8	0(0%)	0(0%)
		M9	0(0%)	0(0%)
		AP	0(0%)	0(0%)
		Total	1179731	1165289

Pin Access

Routing Layer	Wire Length / um	Cut Layer	Via Number	Resource Overflow	GCell Number	Access Overflow	GCell Number
M1	9774(0.117785%)	CO	0(0%)	[0,0,1]	921387(83.1%)	[0,0,1)	1.78338e+06(80.4%)
M2	846292(10.1985%)	VIA1	595417(30.6475%)	[0,1,0,2)	57544(5.19%)	[0,1,0,2)	108739(4.9%)
M3	1.98405e+06(23.9095%)	VIA2	682833(35.147%)	[0,2,0,3)	51492(4.64%)	[0,2,0,3)	79939(3.6%)
M4	1.78748e+06(21.5406%)	VIA3	400386(20.6088%)	[0,3,0,4)	40084(3.61%)	[0,3,0,4)	90020(4.06%)
M5	1.29642e+06(15.6229%)	VIA4	135600(6.97965%)	[0,4,0,5)	21944(1.98%)	[0,4,0,5)	56112(2.53%)
M6	1.41202e+06(17.016%)	VIA5	89437(4.60353%)	[0,5,0,6)	10780(0.972%)	[0,5,0,6)	36741(1.66%)
M7	960890(11.5795%)	VIA6	38709(1.99244%)	[0,6,0,7)	4140(0.373%)	[0,6,0,7)	30046(1.35%)
M8	539.92(0.00650648%)	VIA7	262(0.0134857%)	[0,7,0,8)	1223(0.11%)	[0,7,0,8)	12155(0.548%)
M9	720(0.00867659%)	VIA8	148(0.0076179%)	[0,8,0,9)	222(0.02%)	[0,8,0,9)	8771(0.395%)
AP	0(0%)	RV	0(0%)	[0,9,1]	74(0.00667%)	[0,9,1]	11881(0.536%)
Total	8.29819e+06	Total	1942792	Total	1108890	Total	2217780


Wirelength and via

DRC Summary	
DRC Type	Number
Cut Different Layer Spacing	433141
Cut EOL Spacing	197803
Cut Enclosure	152168
Cut EnclosureEdge	0
Cut Spacing	358281
Metal Corner Filling Spacing	10443
Metal EOL Spacing	869415
Metal JogToJog Spacing	0
Metal Notch Spacing	733497
Metal Parallel Run Length Spacing	864355
Metal Short	1745445
MinHole	1260
MinStep	670823
Minimal Area	1248072

Design rule check





# iEDA-Tool: iDRC (Design Rule Check)

## Flow





## Support DRC Rules:

- Cut Different Layer Spacing
- Cut EOL Spacing
- Cut Enclosure
- Cut EnclosureEdge
- Cut Spacing
- Metal Corner Filling Spacing
- Metal EOL Spacing
- Metal JogToJog Spacing
- Metal Notch Spacing
- Metal Parallel Run Length
- Spacing
  - Metal Short
  - MinHole
  - MinStep
  - Minimal Area



DRC  
Visulization

# iEDA-Tool: iSTA (Static Timing Analysis)




$$T_{FF1} + T_{clk-q} + T_{comb} + T_{setup} - T_{FF2} - T = T_{slack}^{late} \geq 0 \quad \text{Setup Constraint}$$

$$T_{FF1} + T_{clk-q} + T_{comb} - T_{hold} - T_{FF2} = T_{slack}^{early} \geq 0 \quad \text{Hold Constraint}$$



# iEDA-Tool: iTO (Timing Optimization)



Key parameter config	
Input	iPL.def, iCTS.def
output	iTO_setup_result.def, iTO_hold_reslut.def
setup_slack_margin	setup slack value
hold_slack_margin	hold slack value
max_buffer_percent	Area ratio of inserted buffer
max_utilization	Core utilization
DRV_insert_buffers	Available buffer for optimizing DRV
setup_inser_t_buffers	Available buffer for optimizing setup
hold_insert_buffers	Available buffer for optimizing hold
number_passes_allowed_decreasing_slack	The number of times that WNS is allowed continuously decrease when opt setup
rebuffer_max_fanout	For setup, a wire network is not optimized for buffer insertion when its fanout exceeds this value
split_load_min_fanout	For setup, fanout is reduced by inserting a buffer when fanout is greater than this value

## DRV report

```

path
Worst Slack: -5.88383
Found 3 slew violations.
Found 11 capacitance violations.
Found 0 fanout violations.
Found 0 long wires.
Before ViolationFix | slew_vio: 3 cap_vio: 11 fanout_vio: 0 length_vio: 0
The 1th check
After ViolationFix | slew_vio: 3 cap_vio: 0 fanout_vio: 0 length_vio: 0
The 2th check
After ViolationFix | slew_vio: 0 cap_vio: 0 fanout_vio: 0 length_vio: 0
DRV_net_3
Inserted 11 buffers in 12 nets.
Resized 0 instances.
  
```

## Setup report

```

Inserted 10 hold buffers.

Worst Hold Path Launch : u0_soc_top/u0_sdram_axi/u_core/sample_data0_q_reg_8_:CP
Worst Hold Path Capture: u0_soc_top/u0_sdram_axi/u_core/sample_data_q_reg_8_:CP

The 1-th timing check.
worst hold slack: -1.28225
Unable to repair all hold violations. There are still 16 endpoints with hold violation.
Max utilization reached.
  
```

- Fix timing design rule violation
  - Max cap/Max slew/Max wirelength/Max fanout
- Fix hold time
- Fix setup time
- Cell sizing
- Buffer Insertion
- Load Insertion
- Buffer/load location

Clock Group	Hold TNS	Hold WNS
CLK_chiplink_tx_clk	0	0
CLK_clk_hs_peri	-185.768	-1.27825
CLK_div2_core	-2606.7	-0.106129
CLK_div2_hs_peri	-216.759	-0.028571
CLK_div3_hs_peri	-72.5124	-0.028571
CLK_div4_core	-1304.1	-0.106129
CLK_div4_hs_peri	-185.768	-1.27825
CLK_div4_peri	-231.408	-0.042802
CLK_sdram_clk_o	0	0
CLK_spi_clk	0	0
CLK_spi_clk_out	0	0
CLK_u0_chiplink_rx_clk_pad_PAD	-89.8732	-0.028408
CLK_u0_clk_XC	-2987.42	-0.106129
CLK_u0_pll_FOUTPOSTDIV	-8546.64	-0.106129
CLK_u1_clk_XC	-2755.16	-0.106129

Clock Group	Hold TNS	Hold WNS
CLK_chiplink_tx_clk	0	0
CLK_clk_hs_peri	0	0
CLK_div2_core	0	0
CLK_div2_hs_peri	0	0
CLK_div3_hs_peri	0	0
CLK_div4_core	0	0
CLK_div4_hs_peri	0	0
CLK_div4_peri	0	0
CLK_sdram_clk_o	0	0
CLK_spi_clk	0	0
CLK_spi_clk_out	0	0
CLK_u0_chiplink_rx_clk_pad_PAD	0	0
CLK_u0_clk_XC	0	0
CLK_u0_pll_FOUTPOSTDIV	0	0
CLK_u1_clk_XC	0	0

## Hold report

# iEDA-Tool: iPW (Power Analysis)

## Flow



Read timing lib

Build power graph

Data mark  
Calculate Toggle

Toggle and SP Propagation

Calculate and report power



API	Description
buildGraph	Build iPW graph data structure
readVCD	Parse the VCD file
buildSeqGraph	Build timing subgraph
checkPipelineLoop	Detect PipeLine loop
levelizeSeqGraph	Grade timing subgraph
propagateToggleSP	Propagate Toggle and SP data on the graph
calcLeakagePower	Calculate the leakage power
calcInternalPower	Calculate internal power
calcSwitchPower	Calculate switching power
analyzeGroupPower	Analyze power data
reportPower	Output power report

Generate the report at 2023-05-06T09:54:06

Report : Averaged Power


Power Group	Internal Power	Switch Power	Leakage Power	Total Power (%)
combinational	1.064e-07	5.063e-09	3.079e-08	1.422e-07 (27.595%)
sequential	2.862e-07	7.337e-09	7.963e-08	3.732e-07 (72.405%)
Net Switch Power == 1.240e-08 (2.406%)				
Cell Internal Power == 3.926e-07 (76.173%)				
Cell Leakage Power == 1.104e-07 (21.422%)				
Total Power == 5.154e-07				

```
I0506 09:50:50.732399 3182449 PwrPropagateConst.cc:166] propagate const start
I0506 09:50:50.732499 3182449 PwrPropagateConst.cc:270] propagate const end
I0506 09:50:50.732555 3182449 PwrPropagateConst.cc:272] propagate const memory usage 0MB
I0506 09:50:50.732573 3182449 PwrPropagateConst.cc:274] propagate const time elapsed 0.000176s
I0506 09:50:50.732645 3182449 PwrPropagateToggleSP.cc:186] propagate toggle sp start
I0506 09:50:50.736781 3182449 PwrPropagateToggleSP.cc:288] propagate toggle sp end
I0506 09:50:50.737669 3182449 PwrPropagateToggleSP.cc:291] propagate toggle sp memory usage 0MB
I0506 09:50:50.737720 3182449 PwrPropagateToggleSP.cc:293] propagate toggle sp time elapsed 0.005075s
I0506 09:50:50.737866 3182449 PwrPropagateClock.cc:53] propagate clock start
I0506 09:50:50.737897 3182449 PwrPropagateClock.cc:64] propagate clock end
I0506 09:50:50.737979 3182449 PwrPropagateClock.cc:66] propagate clock memory usage 0MB
I0506 09:50:50.738003 3182449 PwrPropagateClock.cc:68] propagate clock time elapsed 0.000138s
I0506 09:50:50.738090 3182449 PwrCalcLeakagePower.cc:54] calc leakage power start
```

- Evaluate power before / during / after the physical design process
- Average model
- Timing window (coming soon)
- VCD parser
- Report/API

# iFlow: A Chip Design Flow

- **iFlow:** supporting different EDA tools, PDKs, designs





**Introduction**




**iEDA**



**iEDA Application**

# iEDA-Tapeout



## 1<sup>st</sup> Tapeout

- RTL: **ysyx(一生一芯)-03**
- PDK: 110nm
- Area: **3mm × 3.5 mm**
- Power: dynamic = 48mW, leakage = 7 mW
- Freq.: **25MHz**
- Scale: >**70万** Gates
- Features: 5 pipeline, Chiplink, UART, SPI, PCB clock, support RT-thread

## 2<sup>nd</sup> Tapeout


- RTL: **ysyx(一生一芯)-04**
- PDK: 110nm
- Area: **4.5mm × 4.5 mm**
- Power: dynamic = 343mW, leakage = **21 mW**
- Freq.: **25MHz**
- Scale: >**1.5M** Gates
- Features: 11 pipelines with cache, IP: UART, VGA, PS/2, SPI, SDRAM, 2 PLLs, support Linux

## 3<sup>rd</sup> Tapeout

- RTL: **ysyx(一生一芯)-04**
- PDK: 28nm
- Area: **1.5mm × 1.5 mm**
- Power: dynamic = **317mW**, leakage = **29 mW**
- Freq.: **200MHz**
- Scale: >**1.5M** Gates
- Features: 11 pipelines with cache, IP: UART, VGA, PS/2, SPI, SDRAM, 2 PLLs, support Linux


# Research: Learning to Optimize Tech Mapping

- Based on iMAP, we propose a ML method to predict cut delay



Circuits	Estimated Results		Actual Results		$\Delta$ Delay
	Area( $\mu\text{m}^2$ )	LI-Delay(ps)	Area( $\mu\text{m}^2$ )	Delay(ps)	
adder	898.31	2,613.78	898.13	3,770.65	44%
bar	2,681.62	152.96	2,680.39	1,114.9	629%
log2	26,556.98	3,891.66	26,561.26	6,797.77	75%
cavlc	463.27	185.07	463.29	93.2	50%
int2float	158.61	174.27	158.63	91.7	47%
ctrl	106.92	98.53	106.84	89.9	9%



LI-Delay refers to the load-independent delay estimation in ABC [1]. The actual delay is computed by the non-linear delay model.



- AiMap: Learning to Improve Technology Mapping for ASICs via Delay Prediction, in Proc. of ICCD'23.

# Talent Training: Curriculum Training Platform

## Flow



## ■ Min Wirelength Model

$$\begin{aligned} & \min_{\boldsymbol{v}} W(\boldsymbol{v}) \\ \text{s.t. } & \rho_b(\boldsymbol{v}) \leq \rho_0, \quad \forall b \in B \end{aligned}$$

where  $\boldsymbol{v}$  is cell location,  $W(\boldsymbol{v})$  is wirelength,  $\rho_b(\boldsymbol{v})$  is the area density in  $b \in B$ ,  $\rho_0$  is density threshold.

$$W(\boldsymbol{v}) = \left\{ \begin{array}{l} HPWL_{ex}(\boldsymbol{v}) = \max_{i,j \in e} |x_i - x_j| \\ LSE_{ex} = \gamma \left( \ln \left( \sum_{i \in e} \exp \left( \frac{x_i}{\gamma} \right) \right) + \ln \left( \sum_{i \in e} \exp \left( \frac{-x_i}{\gamma} \right) \right) \right) \end{array} \right.$$

$$\rho_b(\boldsymbol{v}) = \left\{ \begin{array}{l} D(\boldsymbol{v}) = \frac{1}{2} \sum_{v \in V} D_i(x, y) = \frac{1}{2} \sum_{v \in V} q_i \psi_i(x, y) \\ \nabla \cdot \nabla \psi(x, y) = -\rho(x, y), \\ \hat{\mathbf{n}} \cdot \psi(x, y) = \mathbf{0}, \quad (x, y) \in \partial R \\ \iint_R \rho(x, y) = \iint_R \psi(x, y) = 0. \end{array} \right.$$

$$\min_{\boldsymbol{v}} f(\boldsymbol{v}) = W(\boldsymbol{v}) + \lambda \sum_{\forall b \in B} \rho_b(\boldsymbol{v})$$

- Nesterov Method Or Conjugate Gradient

# Talent Training: Curriculum Training Platform

- With some linear algebra, the CG algorithm can be simplified as

1. Given  $x_0, r_0 = Ax_0 - b, p_0 = -r_0$

2. For  $k = 0, 1, 2, \dots$  until  $\|r_k\| = 0$

$$\alpha_k = r_k^T r_k / p_k^T A p_k$$

$$x_{k+1} = x_k + \alpha_k p_k$$

$$r_{k+1} = r_k + \alpha_k A p_k$$

$$\beta_{k+1} = r_{k+1}^T r_{k+1} / r_k^T r_k$$

$$p_{k+1} = -r_{k+1} + \beta_{k+1} p_k$$

- Assignment: please implement CG method by C++ or Python, and test it on “iEDA/iPL”, submit by PR to iEDA repo.

```

const std::vector<Point<int32_t>>& get_next_coordin() const { return _next_coordin; }
const std::vector<Point<int32_t>>& get_next_slp_coordin() const { return _next_slp_coordin; }
float get_next_stepLength() const { return _next_stepLength; }

// for RDP
const std::vector<Point<float>>& get_next_gradients() const { return _next_gradients; }
float get_next_parameter() const { return _next_parameter; }
void set_next_coordin(const std::vector<Point<int32_t>>& next_coordin) { _next_coordin = next_coordin; }
void set_next_slp_coordin(const std::vector<Point<int32_t>>& next_slp_coordin) { _next_slp_coordin = next_slp_coordin; }
void set_next_gradients(const std::vector<Point<float>>& next_gradients) { _next_gradients = next_gradients; }
void set_next_parameter(float next_parameter) { _next_parameter = next_parameter; }
void set_next_stepLength(float next_stepLength) { _next_stepLength = next_stepLength; }

// function.
void initNesterov(std::vector<Point<int32_t>> previous_coordin, std::vector<Point<float>> previous_grads,
                  std::vector<Point<int32_t>> current_coordin, std::vector<Point<float>> current_grads);
void calculateNextStepLength(std::vector<Point<float>> next_grads);

void runNextIter(int next_iter, int32_t thread_num);
void runBackTrackIter(int32_t thread_num);

void correctNextCoordin(int index, Point<int32_t> new_coordin);
void correctNextSLPCoordin(int index, Point<int32_t> new_slp_coordin);

void resetAll();

private:
int _current_iter;

float _current_parameter;
float _next_parameter;

float _current_stepLength;
float _next_stepLength;

std::vector<Point<int32_t>> _current_coordin;
std::vector<Point<int32_t>> _next_coordin;

// slp is step length prediction.
std::vector<Point<int32_t>> _current_slp_coordin;
std::vector<Point<int32_t>> _next_slp_coordin;

std::vector<Point<float>> _current_gradients;
std::vector<Point<float>> _next_gradients;

```

# Talent Training: Support Contest

iEDA

文件 (4826)

.gitee

cmake

contest

docs

scripts

src

.clang-format

.clang-tidy

.gitignore

CMakeLists.txt

LICENSE

README-En.md

README.md


build.sh




1<sup>st</sup> Place at  
2022  
ICCAD@  
Contest




2<sup>nd</sup> Place at  
2023  
ICCAD@  
Contest




Proportion of time spent



# Closed vs. Open




**Closed-source EDA**



**Open-source EDA**

WeChat Group:



**Thanks**  
**Welcome to join us**

Xingquan Li  
[lixq01@pcl.ac.cn](mailto:lixq01@pcl.ac.cn)